[1]
Ngọc, “AN FPGA-BASED HARDWARE ACCELERATOR DATA SYNCHRONIZATION FROM DIGITAL RECEIVERS”, JMST, no. 71, pp. 88–97, Feb. 2021.