[1]
Phan Hong Minh, Nguyen Tien Viet, and Do Doanh Dien, “Hardware-efficient matrix multiplication core optimization for edge AI on FPGA”, JMST, no. IITE, pp. 123–130, Oct. 2025.